Merge pull request #34269 from obsidiansystems/lib-riscv-wasm
lib: Allow parsing platform configs with arch of `{riscv,wasm}{32,64}`
This commit is contained in:
commit
14725b94d5
@ -5,8 +5,6 @@ with lib.lists;
|
|||||||
|
|
||||||
rec {
|
rec {
|
||||||
patterns = rec {
|
patterns = rec {
|
||||||
"32bit" = { cpu = { bits = 32; }; };
|
|
||||||
"64bit" = { cpu = { bits = 64; }; };
|
|
||||||
i686 = { cpu = cpuTypes.i686; };
|
i686 = { cpu = cpuTypes.i686; };
|
||||||
x86_64 = { cpu = cpuTypes.x86_64; };
|
x86_64 = { cpu = cpuTypes.x86_64; };
|
||||||
PowerPC = { cpu = cpuTypes.powerpc; };
|
PowerPC = { cpu = cpuTypes.powerpc; };
|
||||||
@ -14,6 +12,11 @@ rec {
|
|||||||
Arm = { cpu = { family = "arm"; }; };
|
Arm = { cpu = { family = "arm"; }; };
|
||||||
Aarch64 = { cpu = { family = "aarch64"; }; };
|
Aarch64 = { cpu = { family = "aarch64"; }; };
|
||||||
Mips = { cpu = { family = "mips"; }; };
|
Mips = { cpu = { family = "mips"; }; };
|
||||||
|
RiscV = { cpu = { family = "riscv"; }; };
|
||||||
|
Wasm = { cpu = { family = "wasm"; }; };
|
||||||
|
|
||||||
|
"32bit" = { cpu = { bits = 32; }; };
|
||||||
|
"64bit" = { cpu = { bits = 64; }; };
|
||||||
BigEndian = { cpu = { significantByte = significantBytes.bigEndian; }; };
|
BigEndian = { cpu = { significantByte = significantBytes.bigEndian; }; };
|
||||||
LittleEndian = { cpu = { significantByte = significantBytes.littleEndian; }; };
|
LittleEndian = { cpu = { significantByte = significantBytes.littleEndian; }; };
|
||||||
|
|
||||||
|
@ -44,6 +44,10 @@ rec {
|
|||||||
x86_64 = { bits = 64; significantByte = littleEndian; family = "x86"; };
|
x86_64 = { bits = 64; significantByte = littleEndian; family = "x86"; };
|
||||||
mips64el = { bits = 32; significantByte = littleEndian; family = "mips"; };
|
mips64el = { bits = 32; significantByte = littleEndian; family = "mips"; };
|
||||||
powerpc = { bits = 32; significantByte = bigEndian; family = "power"; };
|
powerpc = { bits = 32; significantByte = bigEndian; family = "power"; };
|
||||||
|
riscv32 = { bits = 32; significantByte = littleEndian; family = "riscv"; };
|
||||||
|
riscv64 = { bits = 64; significantByte = littleEndian; family = "riscv"; };
|
||||||
|
wasm32 = { bits = 32; significantByte = littleEndian; family = "wasm"; };
|
||||||
|
wasm64 = { bits = 64; significantByte = littleEndian; family = "wasm"; };
|
||||||
};
|
};
|
||||||
|
|
||||||
isVendor = isType "vendor";
|
isVendor = isType "vendor";
|
||||||
|
Loading…
x
Reference in New Issue
Block a user