73 lines
2.8 KiB
Plaintext
73 lines
2.8 KiB
Plaintext
|
|
|
|
06/06/92,00:26:12,227190,1,WARD CHRISTENSEN,,
|
|
E#45703,4
|
|
06/06/92,07:00:04,227191,2,GARY MCCOY,,3
|
|
06/06/92,07:34:36,227192,3,MURRAY ARNOW,,3
|
|
06/06/92,10:17:29,227193,1,G G,,
|
|
06/06/92,10:48:50,227194,2,RICHARD HINTON,,3
|
|
06/06/92,14:27:24,227195,2,BOB LUND,,3
|
|
06/06/92,15:39:17,227196,2,DERIC HEBERT,amarillo/tx,2
|
|
06/06/92,17:32:16,227197,1,RAY FUTRELL,Chicago/ IL,11
|
|
06/06/92,18:39:46,227198,2,JEFF ELLIOTT,Champaign IL,3
|
|
06/06/92,20:04:30,227199,2,BOB TAZBIER,,16
|
|
06/06/92,21:43:50,227200,1,BERNARD GOLDLUST,,2
|
|
06/06/92,23:06:33,227201,2,BILL WOLFF,,1
|
|
06/06/92,23:40:01,227202,2,DAN STEVENS,,4
|
|
]DAN STEVENS,
|
|
06/07/92,00:10:18,227203,9,NORB DEMBINSKI,,6
|
|
06/07/92,01:09:40,227204,3,GERRY SWANSON,,
|
|
E#45704,4
|
|
06/07/92,07:45:59,227205,2,BILL MATTSON,,
|
|
E#45705,6
|
|
06/07/92,08:37:46,227206,9,JIM POLOUS,,5
|
|
06/07/92,14:14:46,227207,1,ROBERT FULTON,,
|
|
E#45706,3
|
|
06/07/92,15:28:30,227208,3,JIM COLLING,,4
|
|
06/07/92,17:01:03,227209,1,WARD CHRISTENSEN,,
|
|
45703 06/06/92 WARD CHRISTENSEN => ANDY SHAPIRO: "R/MEMORY INTERLEAVE"
|
|
45704 06/07/92 GERRY SWANSON => ROGER PENROSE: "R/QUERY ABOUT BBS'S"
|
|
45705 06/07/92 BILL MATTSON => ALL: "32-BIT C COMPILERS"
|
|
45706 06/07/92 ROBERT FULTON => ALL: "SITUATION WANTED"
|
|
|
|
- End of summary -
|
|
|
|
Retrieving flagged msgs: C skips, K aborts.
|
|
|
|
Msg 45703 is 10 line(s) on 06/06/92 from WARD CHRISTENSEN
|
|
to ANDY SHAPIRO re: R/MEMORY INTERLEAVE
|
|
|
|
I really have no idea what machines have interleave, outside of the
|
|
IBM world. The new model "L" machines in the 90-95 line have memory
|
|
interleave, and no cache. By alternating banks, the memory appears to
|
|
be 2x as fast as going all to the same bank, I think.
|
|
As to wait states, I dunno. With a 286, it was pretty obvious, because
|
|
there was no cacheing. Since the processor fetches memory typically
|
|
about every 4th clock cycle, 1 wait state was about 25% slower than 0.
|
|
But with cacheing, you have "effectively, 0 wait states" some percentage
|
|
of the time, based upon cache hits.
|
|
I guess I don't completely understand it myself.
|
|
|
|
Msg 45704 is 03 line(s) on 06/07/92 from GERRY SWANSON
|
|
to ROGER PENROSE re: R/QUERY ABOUT BBS'S
|
|
|
|
I joined Temporal Insanity. I've been on for only about four days I
|
|
already have a message base. My handles Dirk Gently whats yours?
|
|
I had trouble calling the others.
|
|
|
|
Msg 45705 is 03 line(s) on 06/07/92 from BILL MATTSON
|
|
to ALL re: 32-BIT C COMPILERS
|
|
|
|
Anybody have any experience with/own a 32-bit C compiler? Done any
|
|
significant research or reading about available products for OS2???
|
|
Interested.would like to hear from you!
|
|
|
|
Msg 45706 is 04 line(s) on 06/07/92 from ROBERT FULTON
|
|
to ALL re: SITUATION WANTED
|
|
|
|
Any lines on a job for an engineer/engineering manager with ten years'
|
|
data-comm experience would be appreciated.
|
|
Please reply to me here.THANKS,
|
|
Robert Fulton
|
|
dup. chars.
|
|
>Function:? |